Please use this identifier to cite or link to this item: http://202.88.229.59:8080/xmlui/handle/123456789/1600
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAPJ Abdul Kalam Technological University-
dc.date.accessioned2019-11-15T06:17:04Z-
dc.date.available2019-11-15T06:17:04Z-
dc.date.issued2019-
dc.identifier.urihttp://202.88.229.59:8080/xmlui/handle/123456789/1600-
dc.language.isoenen_US
dc.publisherAPJ Abdul Kalam Technological Universityen_US
dc.titleLOW POWER VLSI DESIGNen_US
Appears in Collections:Semester VIII

Files in This Item:
File Description SizeFormat 
LOW POWER VLSI DESIGN S8 EC B.Tech May 2019.pdf121.04 kBAdobe PDFView/Open
LOW POWER VLSI DESIGN -Scheme S8 EC B.Tech May 2019.pdf678.55 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.