

Course code	Course name	L-T-P-Credits	Year of Introduction
AE467	CMOS CIRCUIT DESIGN	3-0-0-3	2016
<b>Prerequisite:</b> EC204 Analog integrated circuits			
<b>Course objectives</b>			
<ul style="list-style-type: none"> <li>To give ideas about basic amplifiers, current Mirrors and Differential Amplifiers</li> <li>To impart idea of static and switching characteristics of the CMOS Inverter</li> <li>To study the operation of pass transistor logic and transmission gates</li> <li>To analyse Operational Amplifiers on its design and stability factors</li> <li>To familiarise different types of Memory and its decoder Circuits</li> </ul>			
<b>Syllabus</b>			
Review of single stage MOS Amplifiers - current Mirrors - Differential Amplifiers - CMOS Inverter - Sequential Logic Circuits- Different CMOS Flip flop - MOS Operational Amplifiers- Stability and frequency compensation in Op amps - Design of a two stage Op amp - CMOS Circuit and Logic Design - Arithmetic Circuits in CMOS VLSI - Low power design - Designing Memory and Array Structures- Designing Combinational Logic Gates in CMOS.			
<b>Expected outcome</b>			
<ul style="list-style-type: none"> <li>At the end of the semester students will be able to obtain comprehensive knowledge in CMOS Circuit Design.</li> </ul>			
<b>Text Books</b>			
<ol style="list-style-type: none"> <li>Douglas A. Pucknell and K. Eshragian., “<i>Basic VLSI Design</i>” 3 rd Edition. PHI, 2000.</li> <li>John P. Uyemura, “<i>Introduction to VLSI Circuits and Systems</i>”, John Wiley &amp; Sons 2002</li> <li>Kesshab K. Parhi, “<i>VLSI DIGITAL SIGNAL PROCESSING SYSTEMS</i>”, John Wiley &amp; Sons 2002</li> <li>Neil. H.E. Weste and K. Eshragian, “<i>Principles of CMOS VLSI Design</i>”. 2 nd Edition. Addison-Wesley , 2000.</li> <li>R. Jacob Baker, Harry W. Li., &amp; David K. Boyce., “<i>CMOS Circuit Design</i>”, 3 rd Indian reprint, PHI, 2000.</li> </ol>			
<b>References</b>			
<ol style="list-style-type: none"> <li>Jan M. Rabaey and et al, “<i>DIGITAL INTEGRATED CIRCUITS</i>”, Pearson Edn. Inc. 2003</li> <li>Kang &amp; Leblebigi “<i>CMOS Digital IC Circuit Analysis &amp; Design</i>”- McGraw Hill, 2003</li> <li>Weste and Eshraghian, “<i>Principles of CMOS VLSI design</i>” Addison-Wesley, 2002</li> </ol>			
<b>Course Plan</b>			
Module	Contents	Hours	Semester Exam Marks
<b>I</b>	Review of single stage MOS Amplifiers CS, CD, CG and cascode Amplifiers . Design of current Mirrors, Wilson current mirrors and Widlar current mirrors. Band gap voltage reference Differential Amplifiers: MOS Load Current Source, Current Mirror, Cascade Load.	6	15%
<b>II</b>	CMOS Inverter-Static Characteristics, Derivation for VTH,	7	15%

	V IL and VIH Switching Characteristics and Calculation of delay times Sequential Logic Circuits- Different CMOS Flip flops Theory of operation and Circuits of Pass transistor Logic and transmission gate.		
<b>FIRST INTERNAL EXAMINATION</b>			
<b>III</b>	MOS Operational Amplifiers, Cascode and Folded Cascode opamps . Stability and frequency compensation in Op amps. Design of a two stage Op amp DRAM, SRAM, Sense Amplifiers, Design of Row and Column Decoders Flash Memory- NOR and NAND Flash Memory Cell	7	15%
<b>IV</b>	CMOS Circuit and Logic Design-CMOS Logic structures. Advanced techniques in CMOS Logic Circuits-Mirror circuits, Pseudo NMOS, Tri-state circuits, Clocked CMOS, Dynamic CMOS Logic circuits, Dual Rail Logic Networks.	7	15%
<b>SECOND INTERNAL EXAMINATION</b>			
<b>V</b>	Arithmetic Circuits in CMOS VLSI-Bit Adder Circuits, Ripple Carry Adder, Carry Look Ahead Adders, Other High speed adders-Multiplexer based fast binary adders, Multipliers-Parallel multiplier, Wallace Tree and Dadda multiplier, Low power design- Scaling Versus Power consumption, Power reduction techniques.	8	20%
<b>VI</b>	Designing Memory and Array Structures - Memory classification, Memory Core - Read Only Memories, Non-volatile Read Write Memories, Read Write Memories, Content - Addressable or Associative Memories, Memory Peripheral Circuits - Address Decoders, Sense Amplifiers, Designing Combinational Logic Gates in CMOS.	7	20%
<b>END SEMESTER EXAMINATION</b>			

**QUESTION PAPER PATTERN:**

Maximum Marks:100

Exam Duration: 3 Hours

**Part A**

Answer any two out of three questions uniformly covering Modules 1 and 2 together. Each question carries 15 marks and may have not more than four sub divisions.

(15 x 2 = 30 marks)

**Part B**

Answer any two out of three questions uniformly covering Modules 3 and 4 together. Each question carries 15 marks and may have not more than four sub divisions.

(15 x 2 = 30 marks)

**Part C**

Answer any two out of three questions uniformly covering Modules 5 and 6 together. Each question carries 15 marks and may have not more than four sub divisions.

(20 x 2 = 40 marks)

