


Computer Organization- Scheme for evaluation


1. (a) Carry look Ahead Adder



$$t_{CLA} = t_{pg} + t_{pg_block} + \left(\frac{N}{k} - 1 \right) t_{AND_OR} + kt_{FA}$$

Delay Equation for Carry look ahead adder (**diagram 2 marks + Delay equation 2**)

Ripple carry Adder



Ripple carry Adder (**diagram 2 marks + Delay equation 2**)

Description of working difference of both (**1 + 1**) **Total 10 marks**

(b) $t_{pg} = 200 \text{ ps}$; $t_{pg_block} = 6 \times 200 \text{ ps}$; $t_{AND_OR} = 2 \times 200 = 400 \text{ ps}$

$$t_{CLA} = 200 + 1200 \text{ PS} + (32/4 - 1) 400 + 4 \times 400 \quad (\mathbf{2.5 \text{ marks}})$$

$$t_{PA} = t_{pg} + \log_2 N (t_{pg_prefix}) + t_{XOR}$$

t_{pg} for Prefix adder

(**2.5 marks**)

step 2. Read source operand from the register file

step 3. Sign extend the immediate

step 4. Capture memory address

step 5. Write data back to the register file

step 7. Determine address of next instruction from PC

(Each step with explanation **1** mark, final complete diagram **3** marks) Total **10** marks

(b) Performance dependency - t c , critical path details(total 7 parameters at least 5 (5 x 1 = **5** marks)

6. (a) MIPS multi cycle processor with example. Example diagram (**6** marks)

Explanation (**4** marks)

(b) Each step 1 mark (5x 1= **5** marks)

7. (a) miss rate = $750/2000 = 0.375 = 37.5\%$ (**2.5** marks)

hit rate = $1-0.375 = 0.625=62.5\%$ (**2.5** marks)

(b) Virtual memory - explanation important points like virtual addresses, address translation, block size are to be checked and accordingly provide marks (**3** marks)

Address translation (**2** marks)

(c) Programmed I/O (2.5 marks), Interrupt driven I/O (**2.5** marks)

(d) SRAM, DRAM differences (**5** marks)

8.(a) Cache memory. what is it, why it is used. (**3** marks)

Different Cache mapping techniques (**7** marks)

(b) What is page table. Its uses (**2.5** marks)

Page table for address translation (**2.5** marks)

(c) DMA (**5** marks)

9. (a) Why standardization is needed in interfaces (**3.5** marks)

Details of PCI, SCSI, USB (each **1.5** marks) (Total **8** marks)

(b) Memory system hierarchy details (**3** marks)

Internal organization of a memory chip explanation (4 marks)

(c) Different write policies in cache (5 Marks)

