Course code	Course name	L-T-P- Credits	Yea Introd	r of uction
AE305	MICROPROCESSORS MICROCONTROLLEI	I ≤_0_0_ ≤	20	16
Prerequi	site: Nil		1	
Course C	Dbjective			
• To	expose the features of advanced micr	oprocessors like 8086, 80	386, and Pe	entium
1	ocessors			
	o introduce the architecture, programmi	ng, and interfacing of the	microcontr	oller
Syllabus	TECLINIO	I OCIC.	A.T	
	6 - Assembler directives and operato			
	tion - Memory (RAM and ROM) inte			
	tion - Introduction to 80386 - Super-	scalar architecture - 805	1 Microcon	ntroller -
	Language programming in 8051.		_	
-	outcome			
	d of the semester students will be	ontrollorg		
	miliar with microprocessors and microo le to study the processor architecture, a		mu mana ca	mont
	terfacing etc.	ssembly language, memo	ny manager	nem,
Text Boo				
	K Ray and K M Bhurchandi, , Advanc	ed Microprocessors and I	Perinherals	Tata
	CGraw Hill, 2006		empireruis,	Tutu
	V Hall, Microprocessors and Interfact	ing: Programming and Ha	ardware, 2n	d ed.,
	ata McGraw Hill, 1999.	0 0 0	,	,
3. M	A Mazidi and J. G. Mazidi, The 80 <mark>5</mark> 1	Microcontroller and Em	bedded Sys	tems,
	earson Education, Delhi, 2004			
	amani Kalpathi and Ganesh Raja, Micro	ocontrollers and Applicat	ions, Pearso	n
Ec	ducation, 2010			
D 4				
Referenc		0000 00106 00006 000	0. 1.00.4	07
	Brey, The Intel Microprocessors, 8086.	275 A		
	chitecture, Programming and interfacin	g, our ed., Prenuce Han o	of mula, Ne	w Deini,
	J Ayala, The 8051 Microcontroller- Are	chitecture Programming	and applica	tions
	nomson Delmar Publishers Inc., India r		und uppned	
	C Liu and G A Gibson, Microcomputer		family, 2nd	ed.,
	entice Hall of India, New Delhi, 1986		,	,
	Course	Plan		
				Sem.
Module	Contents		Hours	Exam
				Marks
Ι	Intel 8086, format:, Assembler dire	-		15%
	Assembly process, Linking and reloc	ation, stacks, procedures	,	
	interrupt routines, macros.	1 1 22 1		4.87.51
II	8086 hardware design - Bus struc			15%
	latching, system bus timing with	-		
	maximum mode configurations of	· · ·		
	configuration, 8087 co-process			
	configuration, Memory (RAM and R	July menacing, memory	′	

address decoding.		
FIRST INTERNAL EXAMINATION		
8087 co-processor architecture and configuration, Memory (RAM and ROM) interfacing, memory address decoding	6	15%
Introduction to 80386 – Memory management unit – Descriptors, selectors, description tables and TSS – Real and protected mode – Memory paging – Pentium processor -Special features of the Pentium processor – Branch prediction logic– Superscalar architecture, microprocessors - state of the art	7	15%
SECOND INTERNAL EXAMINATION		
8051 Microcontroller: Overview of 8051 family, architecture of 8051, Program counter, ROM space in 8051, data types and directives, flags and PSW register, register bank and stack, Addressing modes. Instruction set Arithmetic instructions JUMP, LOOP,CALL instructions, time delay generations.	7	20%
Assembly Language programming in 8051 (some simple programs): programs using arithmetic and logic instructions, single bit instructions and programs, Timer/counter programming, 8051 serial communication programming, programming timer interrupts. Interfacing with Stepper motor,	7	20%
	FIRST INTERNAL EXAMINATION 8087 co-processor architecture and configuration, Memory (RAM and ROM) interfacing, memory address decoding Introduction to 80386 – Memory management unit – Descriptors, selectors, description tables and TSS – Real and protected mode – Memory paging – Pentium processor -Special features of the Pentium processor – Branch prediction logic–Superscalar architecture, microprocessors - state of the art SECOND INTERNAL EXAMINATION 8051 Microcontroller: Overview of 8051 family, architecture of 8051, Program counter, ROM space in 8051, data types and directives, flags and PSW register, register bank and stack, Addressing modes. Instruction set Arithmetic instructions JUMP, LOOP,CALL instructions, time delay generations. Assembly Language programming in 8051 (some simple programs): programs using arithmetic and logic instructions, single bit instructions and programs, Timer/counter programming, 8051 serial communication programming,	FIRST INTERNAL EXAMINATION SUBJECTIVE STATE STATE STATE STATE BIRST INTERNAL EXAMINATION 8087 co-processor architecture and configuration, Memory (RAM and ROM) interfacing, memory address decoding 6 Introduction to 80386 – Memory management unit – 7 Descriptors, selectors, description tables and TSS – Real and protected mode – Memory paging – Pentium processor -Special features of the Pentium processor – Branch prediction logic–Superscalar architecture, microprocessors - state of the art 7 SECOND INTERNAL EXAMINATION 8051 Microcontroller: Overview of 8051 family, architecture of 8051, Program counter, ROM space in 8051, data types and directives, flags and PSW register, register bank and stack, Addressing modes. Instruction set Arithmetic instructions JUMP, LOOP, CALL instructions, time delay generations. 7 Assembly Language programming in 8051 (some simple programs): programs using arithmetic and logic instructions, single bit instructions and programs, Timer/counter programming, 8051 serial communication programming,

QUESTION PAPER PATTERN:

Maximum Marks:100

Exam Duration: 3 Hours

Part A

Answer any two out of three questions uniformly covering Modules 1 and 2 together. Each question carries 15 marks and may have not more than four sub divisions.

Estd.

Part B

Answer any two out of three questions uniformly covering Modules 3 and 4 together. Each question carries 15 marks and may have not more than four sub divisions.

2014

(15 x 2 = 30 marks)

(15 x 2 = 30 marks)

Part C

Answer any two out of three questions uniformly covering Modules 5 and 6 together. Each question carries 15 marks and may have not more than four sub divisions.

(20 x 2 = 40 marks)