Course	Course name	L-T-P-	Y	ear of		
	VI SI CIDCUIT DESICN					
AE303	VLSI CIRCUIT DESIGN	3-0-0-3	2	2010		
Prerequisite : Nil						
Course Objective						
• To bring circuits and system views on design together.						
• To understand the design of digital VLSI circuits for hardware design.						
Synabus	l considerations in IC encossing NIMOS IC tool			4		
- BiCMOS IC technology - The MOS device- capacitance of MOS structure – characteristics-						
Second orde	er MOS device effects- pass transistors and transm	nission gates	-The ba	sic inverter		
using NMO	S- Basic NAND, NOR circuits - The CMOS inv	verter, - psei	ido CMO	OS- Layout		
design of static MOS circuits – Stick Diagram – Fabrication Combinational circuits- Timing						
issues in VLSI system design.						
Expected o	utcome	1 A				
The student	s will be able					
i. to learn layout, stick diagrams, fabrication steps, static and switching						
	characteristics of inverters					
ii. t	o design digital system using MOS circuits.					
Text Books						
1. Dou	glas A. Pucknell & Kamran Eshraghian, <i>Basic VL</i>	SI Design, P	HI.			
2. Jan 1	M. Rabaey, A. Chandrakasan, B. Nikolic, Digital I	Integrated C	Circuits- A	A Design		
pers	pective, 2/e, Pearson education.					
3. Sung	g-Mo Kang, Yusuf Leblebici, CMOS Digital Integ	rated Circui	ts Analys	sis and		
Design, Tata Mc-Graw-Hill						
References			1 1. 1			
I. Char	rles H Roth Jr – Fundamentals of Logic Design 4 H	d, Jaico Pu	blishers			
2. Mea	a & Conway, Introduction to VLSI System Design	<i>i</i> -Addison w	estey			
$\begin{array}{c} 5. 5 \ \mathbf{W} \\ 4 \mathbf{W} \\ \mathbf$	no Wolf: Modern VI SI Design Systems on Chin B	ourson Edua	ation In	dad		
4. Way	te and Eshraghian Principles of CMOS VI SI Desi	$\sigma n \Lambda Suster$	ns Dorsn	a ctive 2/e		
J. WCS Pear	son Education	gn, A Syster	lis i cisp	cctive,2/e,		
1 001	Course Plan					
Module	Contents		Hours	Semester		
Mouule	Contents		iiouis	exam		
				marks		
Ι	VLSI process integration: - fundamental consider	erations in	6	15%		
	IC processing - NMOS IC technology - C	CMOS IC				
	technology - BiCMOS IC technology - GaAs te	echnology.				
	Ion implantation in IC fabrication.					
II	The MOS device: (n - channel & p- channel) - c	apacitance	6	15%		
	of MOS structure - accumulation, depletion and	inversion,				
	threshold voltage, current equations - characteristics,					
	channel pinch-off. Second order MOS devic	e effects:				
	short-channel effect, narrow width effect, sub	o-threshold				
	current, device saturation characteristics.					
FIRST INTERNAL EXAMINATION						
III	Switch logic- pass transistors and transmission g	gates, Gate	8	20%		
	logic-The basic inverter using NMOS-circuit	- current				

	equations - pull up to pull down ratio- transfer				
	equations - put up to put down ratio- transfer				
	characteristics- Alternate forms of pull up. Basic NAND,				
	NOR circuits. The CMOS inverter, characteristics –				
	NAND, NOR and compound circuits using CMOS. Other				
	forms of CMOS logic: pseudo CMOS, CMOS domino				
	logic, n-p logic.				
IV	Layout design of static MOS circuits - Layout rules -	7	15%		
	general principles & steps of lay-out design - use of stick				
	diagrams - design rules - Layout examples of NAND and	N.A.			
	NOR-Fabrication	M			
	CECOND INTERNAL EVAMINATION				
	SECOND INTERNAL EXAMINATION	A . I			
V	Combinational circuits - clocked sequential circuit - drivers	7	15%		
	for bus lines. Scaling of MOS circuits: scaling models and	A. And			
	scaling factors for device parameters.				
VI	Timing issues in VLSI system design: timing	8	20%		
	classification- synchronous timing basics – skew and jitter-				
	latch based clocking- self timed circuit design - self timed				
	logic, completion signal generation, self-timed signalling-				
	synchronizers and arbiters				
END SEMESTER EXAMINATION					

QUESTION PAPER PATTERN:

Maximum Marks:100

Part A

Answer any two out of three questions uniformly covering Modules 1 and 2 together. Each question carries 15 marks and may have not more than four sub divisions.

(15 x 2 = 30 marks)

Exam Duration: 3 Hours

Part B

Answer any two out of three questions uniformly covering Modules 3 and 4 together. Each question carries 15 marks and may have not more than four sub divisions.

Estd.

(15 x 2 = 30 marks)

Part C

Answer any two out of three questions uniformly covering Modules 5 and 6 together. Each question carries 15 marks and may have not more than four sub divisions.

(20 x 2 = 40 marks)

2014