			07500		Louis pages 1	-
Register No:				Name:		
	SAIN	TGITS COLLE	GE OF ENGI	NEERING	(AUTONOMOUS)	
	(AFFILIATED TO APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY, THIRUVANANTHAPURAM)					
	SIXTH	H SEMESTER B.T	ECH DEGREE	EXAMINAT	'ION(R,S), MAY 2024	
		Electronic	cs and Commun	ication Engin	leering	
			(2020 SCH	EME)		
Course Code	:	20ECT312				
Course Name	:	Digital System D	esign			

395R3

Max. Marks :

1.

Duration:3 Hours

Total nages:

PART A (Answer all questions. Each question carries 3 marks)

Sketch the ASM chart for a mod–3 down counter.

- 2. Explain the three state assignment rules with the help of an example.
- 3. Illustrate with example critical and non-critical races.
- 4. Explain dynamic hazards in combinational circuits with an example.
- 5. Differentiate fault and defect.
- 6. Describe the two types of stuck-at faults in digital circuits.
- 7. Implement a full subtractor using a PROM.

100

- 8. Implement the function fl (x, y, z)= $\sum m(0, 1, 2, 6)$ using PLA.
- 9. Write the Verilog code for a JK flip flop.
- 10. Write the Verilog code for a 2-bit full subtractor.

PART B

(Answer one full question from each module, each question carries 14 marks) MODULE I

11. Design a CSSN using D-FF having a single input line 'x' in which binary symbols 1 and 0 are 14 applied. The network is to produce an output '1' coincident with the first 0 input symbol if it is preceded by exactly one or three 1 input symbols. All other times the output has to remain at 0. Write the proper sample sequence before starting the design.

OR

12. Design a CSSN using T-FF having a single input line 'x' in which binary symbols 1 and 0 are 14 applied. The network is to produce an output '1' coincident with the first 0 input symbol if it is preceded by exactly one or three 1 input symbols. All other times the output has to remain at 0. Write the proper sample sequence before starting the design.

MODULE II

13. Design an ASC with two inputs x and y and with one output z. Whenever y is 1, the input x is 14 transferred to z and when y=0, the output does not change for any change in x.

D



Analyse the ASN by forming the excitation/transition table, state table, flow table and flow diagram. The network operates in fundamental mode with the restriction that only one input variable can change value at a time.

MODULE III

15. Draw the logic diagram for the expression f = a.b'.c + (d'.e'). Find the test vectors for detecting the 14 faults at input line a and d using Boolean difference method.

OR

16. Find the test vectors of all the sa0 and sa1 faults of the circuit whose Boolean function is 14 f=x1x2+x1x3'x4'+x2x4 by Kohavi algorithm.

MODULE IV

17. Implement the following functions using PLA and obtain their compatibility matrix. fl(a,b,c,d) = 14 $\sum(1,2,3,4,5,6,8,10,13,15) f2(a,b,c,d) = \sum(2,9,10,12,14,15)$

OR

18. In the context of PLA, explain the terms using appropriate examples: i) growth faults 14 ii) shrinkage faults iii) appearance faults iv) disappearance faults.
MODULE V
19. Explain the architecture of XC 4000 FPGA family.
14

OR

20. Draw and explain the architecture of XC 4000 FPGA family.

14