Register No.:		Name:				
SAINTGI	<b>TS COLLEGE O</b>	F ENG	GINEERING (AUTONOMOUS)			
(AFFILIATEI	d to apj abdul kalam te	CHNOLO	GICAL UNIVERSITY, THIRUVANANTHAPURAM)			
THIRD SEMES	TER INTEGRATED M	CA DEG	REE EXAMINATION (R), DECEMBER 2023			
(2020 SCHEME)						
Course Code:	20IMCAT201					
Course Name:	Computer Organiza	tion				
Max. Marks:	60		Duration: 3 Hours			
PART A						

158B3

#### PART A

#### (Answer all questions. Each question carries 3 marks)

- Mention the two registers used for communicating to memory and define each. 1.
- 2. List the differences between program controlled I/O and memory mapped I/O.
- What are the steps involved in the execution of an instruction? Explain with an 3. example.
- 4. What do you understand by microinstruction and micro routine?
- With the help of a diagram or truth table demonstrate the addition of signed 5. numbers.
- 6. Explain 4 bit carry look ahead adder with necessary diagram.
- 7. Write short note on DMA.
- 8. What do you mean by pipelining? Why do we need pipelining?
- 9. Mention differences between asynchronous DRAM and synchronous DRAM.
- 10. What is the significance of cache memory?

#### PART B

# (Answer one full question from each module, each question carries 6 marks)

#### **MODULE I**

11.	Explain single bus architecture.				
	OR				
12.	a) List all addressing modes.	(2)			
	b) Elaborate any four addressing modes by citing examples.	(4)			
MODULE II					
13.	Comment on multiple bus organization with necessary diagrams.	(6)			

#### OR

14. Explain how processor use hardwired control to generate control (6) signals.

Α

## 158B3

Α

### **MODULE III**

15.	With the help of diagrams explain how addition and subtraction logic is realized in system.	(6)				
OR						
16.	Illustrate Booth algorithm.	(6)				
	MODULE IV					
17.	Explain the working of the interrupt mechanism.	(6)				
	OR					
18.	3. Explain the concept of instruction pipelining and its impact on the throughput of a processor.					
MODULE V						
19.	Write short note on different types of read-only memories.	(6)				
	OR					
20.	<ul> <li>Explain <ul> <li>i) Direct Mapping</li> <li>ii) Associative Mapping</li> <li>iii) Set-Associative Mapping</li> </ul> </li> </ul>	(6)				