## SAINTGITS COLLEGE OF ENGINEERING (AUTONOMOUS)

(AFFILIATED TO APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY, THIRUVANANTHAPURAM)

## SECOND SEMESTER INTEGRATED M.C.A DEGREE EXAMINATION (S), SEPT 2022

(2020 SCHEME)
Course Code: 20IMCAT106
Course Name: Introduction to Digital Systems \& Logic Designs
Max. Marks: 60

Duration: 3 Hours

## PART A <br> (Answer all questions. Each question carries 3 marks)

1. Explain 1's complement and 2's complement of a binary number with an example.
2. Convert (435) $)_{8}$ to hexadecimal.
3. State De Morgan's theorem.
4. Which gates are called universal gates? What are its advantages?
5. Compare latches and flip-flops.
6. Explain SOP and POS form.
7. Compare half adder and half subtractor.
8. Find the number of 2 X 1 multiplexers required to implement a 16 X 1 multiplexer.
9. What are the differences between synchronous and asynchronous counters?
10. Explain Parallel-In Parallel-Out registers.

## PART B <br> (Answer one full question from each module, each question carries 6 marks) <br> MODULE I

11. Compute the following.
a) $(111)_{2}$ * $(101)_{2}$
b) $(111101)_{2} \div(100)_{2}$

## OR

12. Represent the following binary numbers in 8 -bit sign magnitude form, 1 's and 2 's compliment form.
a) 01101
b) 010111
c) 10111
d) 1101010

## MODULE II

13. State and prove basic laws of boolean algebra.

## OR

14. a) Simplify $F=x^{\prime} y z+x^{\prime} y z^{\prime}+x z$
b) Prove that $x^{\prime} y^{\prime} z^{\prime}+x^{\prime} y z^{\prime}+x y z^{\prime}=x^{\prime} z^{\prime}+y z^{\prime}$

## MODULE III

15. Express the boolean function $\mathrm{F}=\mathrm{A}+\mathrm{B}^{\prime} \mathrm{C}$ as a sum of minterms.

## OR

16. Express the boolean function $\mathrm{F}=\mathrm{X} \mathrm{Y}+\mathrm{X}^{\prime} \mathrm{Z}$ as a product of maxterms.

## MODULE IV

17. Explain full adder with the help of a truth table. Design its circuit diagram using basic logic gates.

## OR

18. Explain the working of a $4^{*} 1$ multiplexer with a neat diagram.

## MODULE V

19. With a neat diagram, explain the working of Parallel In Serial Out shift register.

## OR

20. Design a binary 4-bit asynchronous up counter using D flip flops.
