# SAINTGITS COLLEGE OF ENGINEERING (AUTONOMOUS) 

(AFFILIATED TO APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY, THIRUVANANTHAPURAM)
FOURTH SEMESTERB.TECH DEGREE EXAMINATION (Regular), JULY 2022 ELECTRICAL AND ELECTRONICS ENGINEERING (2020 SCHEME)
Course Code: 20EET206
Course Name: Digital Electronics
Max. Marks: 100
Duration: 3 Hours

## PART A <br> (Answer all questions. Each question carries 3 marks)

1. Write the binary, octal and hexadecimal equivalents of 364.25
2. Write briefly about floating-point representation of binary numbers
3. What do you mean by standard form of a Boolean expression?
4. Draw the diagram of a 4-bit adder-subtractor?
5. What is the importance of a parity generator?
6. What is the difference between an encoder and a decoder?
7. Explain the excitation table of a JK flip-flop?
8. Draw the diagram of an asynchronous Mod 10 counter?
9. What are the limitations of a binary weighted resistor DAC?
10. Write the VHDL code for a half adder circuit?

## PART B <br> (Answer one full question from each module, each question carries 14marks)

## MODULE I

11. a) What is an excess-3 code? Explain with examples and mention its applications.
b) With necessary examples, explain the addition of two 4-bit numbers.

## OR

12. a) Justify the term "Universal Logic Gates" with suitable example.
b) Draw and explain the internal diagram of two input TTL NAND gate.

## MODULE II

13. a) Minimize the expression $\mathrm{Y}=\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}+\mathrm{AB}^{\prime} \mathrm{C}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}$ using K map
b) Explain the truth table of a half subtractor?

## OR

14. a) Minimize the expression $\mathrm{Y}=(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime}+\mathrm{B}+\mathrm{C}\right)\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}\right)$ using K map
b) What are the advantages of a Carry Look Ahead adder?

## MODULE III

15. a) Implement a 4-bit magnitude comparator using two 2-bit magnitude comparators.
b) Explain an encoder with suitable example.

## OR

16. a) Realize the function $Z=(A+B+C) \cdot\left(A+B+C^{\prime}\right) \cdot\left(A^{\prime}+B+C\right) \cdot\left(A^{\prime}+B+C\right)$ using 4:1 multiplexer
b) Realize a $1: 8$ demultiplexer using 1:4 demultiplexers.

MODULE IV
17. a) What are the different types of shift registers?
b) Design a 3-bit asynchronous up counter.

## OR

18. Design a 3-bit synchronous up/down counter using JK Flipflops.

## MODULE V

19. a) What is a state machine? Explain different types of state machines.
b) Using a PLA, realize the function $\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{ABC}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}$.

## OR

20. a) What is a FPGA? What are the advantages of using a FPGA?
b) What is VHDL? Explain structure of a VHDL program.
