(7)

Reg No.:      Name:	_
APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY FIFTH SEMESTER B. TECH DEGREE EXAMINATION(S), MAY 2019	
Course Code: EC361	
Course Name: DIGITAL SYSTEM DESIGN	
Max. Marks: 100 Duration: 3	
PART A Answer any two full questions, each carries 15 marks.	Marks
1 a) Design a CSSN using T-FF having a single input line 'x' in which binary symbols	(8)

- a) Design a CSSN using T-FF having a single input line 'x' in which binary symbols (8)
  1 and 0 are applied. The network is to produce an output '1' coincident with the first 0 input symbol if it is preceded by exactly one or three 1 input symbols. All other times the output has to remain at 0. Write the proper sample sequence before starting the design.
  - b) Differentiate between state transition graph and ASM chart. Draw the ASM chart (7) of a 3-bit up/down counter. How many ASM blocks are there in the ASM chart?
- 2 a) There are two inputs x<sub>1</sub> and x<sub>2</sub> and single output z. The inputs x<sub>1</sub> and x<sub>2</sub> never (8) change simultaneously. The output is to be 1 if x<sub>1</sub> was the last input variable to change value. On the hand, the output is to be 0 if x<sub>2</sub> was the last input variable to change value. Design a fundamental mode ASC based on the above behaviour.
  - b) Analyse the below given fundamental mode ASC



(7)

- Cht
- 3 a) Analyse the below given CSSN.

b) Design a Pepsi vending machine. The machine is to accept 1 and 2 dollar notes (8) only. The amount for a Pepsi is 5 dollars. (*It is not necessary that the machine gives the balance amount*).

## PART B

## Answer any two full questions, each carries 15 marks.

- 4 a) With neat circuit diagrams, differentiate between static and dynamic hazards. (*for* (7) *both 0 and 1 hazards in both*)
  - b) What do you mean by contact bounce? How do you eliminate contact bounce? (8)Support the explanations with neat circuit diagrams and waveforms named clearly.Also draw the logic diagram for SR latch with the truth table.
- 5 a) Using path sensitization method, find the test vectors for detecting stuck at faults (8) at x6 and x9 for the below given circuit.



b) Draw the logic diagram for the expression f = a.b'.c + (d'.e'). Find the test vectors (7) for detecting the faults at input line a and d using Boolean difference method.

(7)

E1223

(Note: 'indicates complement).

6	a)	Describe the Fault Table method used for effective test set generation for the	(8)
		circuit whose logic equation is $f = (a.b)' + b.d'$	

b) Explain different test pattern generation for BIST.

## PART C

## Answer any two full questions, each carries 20 marks.

7 a) Implement the following functions using PLA and obtain their compatibility (10) matrix.

 $f1(a,b,c,d) = \sum (1,2,3,4,5,6,8,10,13,15)$ 

 $f2(a,b,c,d) = \sum (2,9,10,12,14,15)$ 

- b) Explain different kinds of PLA folding (10)
- 8 a) What are FPGAs? What are the differences between CPLD and FPGA? What are (8) the advantages of FPGA?
  - b) Explain the architecture of XC 4000 FPGA family. (12)
- 9 a) Using suitable illustrations explain the XC4000 programmable interconnect. (10)
  - b) Obtain the compatibility matrix for implementing the following functions: (10) z1(x1,x2,x3) = x1z2(x1,x2,x3) = x1.x2' + x1'.x2

z3(x1,x2,x3) = x2'.x3 + x2.x3'

\*\*\*\*