$\qquad$
APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY
THIRD SEMESTER B. TECH DEGREE EXAMINATION(S), MAY 2019
Course Code: EE203
Course Name: ANALOG ELECTRONIC CIRCUITS
Max. Marks: 100
Duration: 3 Hours

## PART A

Answer all questions, each carries 5 marks. Marks
1 Design a clamper circuit using diode to obtain sine wave output with its negative peak clamped to +2.6 V . (Assume diode drop as 0.6 V ).
2 Why does the gain of a transistor amplifier vary with frequency? Sketch the frequency response of CE amplifier.
3 Why negative feedback is utilised in amplifiers? How various parameters of an amplifier gets modified by negative feedback?
4 The gain bandwidth product of an op-amp is given as 10 MHz .Determine the bandwidth of a non inverting amplifier using op amp for a gain of 60 dB .Also find the closed loop gain of the amplifier if the required bandwidth is 100 kHz .
5 Draw the circuit diagram of an ideal differentiator using op-amp with corresponding input and output waveform. Why the circuit can not be recommended for practical use?
6 Design a comparator using Op Amp that compares a sinusoidal signal of 3 V peak with a fixed dc voltage of 1.5 V . Draw corresponding waveforms.
7 Design a Wein bridge oscillator with frequency of oscillation of 1 kHz using opamp.
8 Draw a monostable multivibrator circuit for a time period of 1 msec with an amplitude of 10 V using 555 timer.

PART B
Answer any twofull questions, each carries 10 marks.
9 a) Explain the construction and operation of Enhancement type MOSFET with neat diagrams.
b) Design a zener voltage regulator to provide regulated output voltage of 5.6 V for a variable load resistance that varies from $300 \Omega$ to $6 \mathrm{k} \Omega$. Zener diode parameters are $\mathrm{I}_{\mathrm{Zmin}}=0.25 \mathrm{~mA}$ and $\mathrm{P}_{\mathrm{z}}=280 \mathrm{~mW}$. The input voltage is considered as constant at 15 V .

10 a) The data sheet of N channel JFET gives the following details. $\mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA}$ and pinch off voltage of -4.8 V .Determine (i) $\mathrm{V}_{\mathrm{GS}}$ corresponding to drain current of 3.5 mA . (ii)Determine transconductance $\mathrm{g}_{\mathrm{m}}$ at this drain current.
b) Draw the small signal AC equivalent circuit of a Common Drain FET amplifier. Derive the expression for voltage gain, input impedance and output impedance.

11 a) Determine the following parameters for the fixed bias configuration of transistor amplifier. (i) $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{C}}$ (ii) $\mathrm{V}_{\mathrm{CE}}$ and (iii) $\mathrm{V}_{\mathrm{B}}$ and $\mathrm{V}_{\mathrm{C}}$. Assume $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$.

Given $\beta=100, \mathrm{~V}_{\mathrm{cc}}=16 \mathrm{~V}, \mathrm{R}_{\mathrm{c}}=2.2 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{B}}=240 \mathrm{k} \Omega$.
b) Design a voltage divider bias circuit to obtain the following specifications and determine the stability factor. Assume the ratio of base current to the current through $\mathrm{R}_{\mathrm{B} 2}$ is $1: 10$. Given $\mathrm{V}_{\mathrm{CC}}=22 \mathrm{~V}, \beta=100, \mathrm{~V}_{\mathrm{CE}}=50 \%$ of $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{RE}}=10 \%$ of $\mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{C}}=0.8 \mathrm{~mA}$ and $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$.

## PART C <br> Answer any two full questions, each carries10 marks.

12 a) Specify different schemes of coupling in multistage amplifiers. Compare their merits and demerits
b) Why class AB power amplifiers are preferred over Class B operations?

13 a) Derive the expression for frequency of oscillation for RC phase shift oscillator using BJT.
b) The datasheet of Op Amp gives the following values.

Open loop Gain $=175,000$, common-mode gain $=0.18$ and slew rate $=0.5 \mathrm{~V} / \mu \mathrm{s}$. Determine the CMRR in decibels. How long does it take the output voltage of an op-amp to go from -10 V to +10 V ?

14 a) Derive the expression for output power and conversion efficiency of class B push pull power amplifier.
b) How do the open-loop voltage gain and closed-loop voltage gain of an op-amp differ? What is the limiting value of output voltage of Op Amp Circuit? Justify with proper characteristics.

## PART D

Answer any twofull questions, each carries 10 marks.
15 a) Design an Op Amp circuit to get the output according to the given expression.
$V_{O}=-\left[0.3 \mathrm{~V}_{1}+3 \mathrm{~V}_{2}+\mathrm{V}_{3}\right]$ where $\mathrm{V}_{1}, \mathrm{~V}_{2}$ and $\mathrm{V}_{3}$ are the inputs to op-amp.
b) Analyze the circuit diagram of an Instrumentation amplifier using op-amp. Derive the expression for output voltage.

16 a) Draw and explain the operation of a triangular wave generator using op-amp.
b) Design an astable multi vibrator using 555 timer for an output wave of $60 \%$ duty ratio at 2 kHz frequency.

17 a) Draw the circuit diagram of a Precision rectifier using op-amp. What is the main advantage over a normal rectifier?
b) Design an RC phase shift oscillator using op-amp for an output frequency of 1 kHz

