Reg No.:	Name:
----------	-------

APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY

FOURTH SEMESTER B.TECH DEGREE EXAMINATION, DECEMBER 2018

Course Code: EC204

Course Name: ANALOG INTEGRATED CIRCUITS (AE, EC)

Max. Marks: 100 **Duration: 3 Hours**

PART A Answer any two full questions, each carries 15 marks. Marks a) Analyse the BJT differential amplifier pair under large signal operation and (8) 1 illustrate its transfer characteristics. b) How to implement the instrumentation amplifier using three Op.Amp. Deduce **(7)** the condition for ensuring high CMRR in the circuit? 2 a) Using the small signal analysis, deduce the expression for CMRR (9) differential input resistance of the BJT differential amplifier from fundamentals. b) What is the principle of operation of Wilson current mirror and its advantages? (6) Deduce the expression for its current gain. 3 a) Deduce the expression for the closed loop voltage gain, input resistance and (10)output resistance for an op. amp. with voltage series feed back. b) For an op-amp having a slew rate of 2V/usec. What is the maximum closed loop (5) voltage gain that can be used when the input signal varies by 0.5V in 10µsec? PART B Answer any two full questions, each carries 15 marks. 4 a) How to realize Wein-Bridge oscillator using op. amp.? Derive the condition of (8) oscillation and frequency of oscillation for the circuit. b) Design a circuit to generate 1KHz triangular wave with 5V peak. (7) a) Illustrate the working principle of the grounded load voltage to current converter (8) and deduce the condition for its ideal current converter. b) Design a fullwave rectifier to rectify an ac signal of 0.2V peak-to-peak. Explain (7) its principle of operation. a) Derive the design equations for a second order Butterworth active low pass filter. (10)

P.T.O.

(5)

b) Design a Notch filter to eliminate power supply hum (50 Hz).

PART C Answer any two full questions, each carries 20 marks.

7	a)	Design a circuit to convert 1 KHz, 50% duty cyclesquare wave to 1 KHz, 30%	(7)
		duty cycle rectangular wave.	
	b)	How to configure fold back current limiting protection in 723 voltage regulator	(7)
		IC. Explain the circuit with internal block diagram of the IC.	
	c)	What is the principle of operation of successive approximation ADC?	(6)
8	a)	Illustrate the principle of operation of PLL with its capture range and lock range	(7)
	b)	How phase detector is implemented in digital PLL?	(5)
	c)	Design a circuit to multiply the incoming frequency by a factor of 5 using 565	(8)
		PLL.	
9	a)	Find out the Dynamic range, Full-scale value and Resolution of a 12 bit DAC	(5)
		having full-scale range 10V.	
	b)	Explain the working principle of R-2R ladder type DAC with circuit.	(6)
	c)	What is the principle of operation of Dual slope ADC. Deduce the relationship	(9)

between analogue input and digital output of the ADC.